

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10083402	FILING DATE 02/27/2002	CLASS 141 438	SUBCLASS 036	GAU 174 2812	EXAMINER EL ARIN,
----------------------	---------------------------	---------------------	-----------------	--------------------	----------------------

\*\*APPLICANTS: Shimada Yutaka; Mori Yasuhiro; Morita Koyo; Yokoshima Kenji;

\*\*CONTINUING DATA VERIFIED:  
None ZE

BEST AVAILABLE COPY

\*\* FOREIGN APPLICATIONS VERIFIED:

JAPAN 2001-259111 08/29/2001

ZE

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiner's initials	<input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input checked="" type="checkbox"/> yes <input type="checkbox"/> no ZE	ATTORNEY DOCKET NO XA-9629
TITLE : Manufacturing method of semiconductor integrated circuit device		
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)		

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
Amount Due	Date Paid		Total Claims	Print Claim for O.G.
<input type="checkbox"/> TERMINAL				
DISCLAIMER		Primary Examiner	DRAWING	
		PREPARED FOR ISSUE	Sheets Drwg.	Figs. Drwg.
		Application Examiner	Print Fig.	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside top)